Sharon is an expert on complex verification methodologies with 23 years of experience. When working for Cadence, Sharon was a lead architect of several standard languages and verification libraries, such as the IEEE-UVM standard and the accellera-PSS standard, which are mainstream practices in the chip design industry. Sharon authored the book "A Practical Guide to Adopting the Universal Verification Methodology.”